

16 Bit, 400KSPS, Analog-to-Digital Converter

1 Features

- **16 Bits No Missing Codes**
- **Very Low Noise: 45 µVrms**
- **Excellent Linearity: ±2LSB typ INL ±0.5LSB typ DNL ±4LSB typ Offset ±6LSB typ Gain Error**
- **microPower: 13mW at 5V, 400KSPS**
	- **4.86mW at 2.7V, 300KSPS**
	- **1.62mW at 2.7V, 100KSPS**
	- **162µW at 2.7V, 10KSPS**
- **MSOP8 Packages**
- **SPI Interface**

2 Applications

- **Automotive Navigation**
- **FA or ATM Equipment**
- **Industrial Controls**
- **Robotics**
- **Battery-Operated Systems**
- **Instrumentation and Control Systems**

3 Descriptions

The ZMB1430B is a 16-bit, sampling, analog-to-digital (A/D) converter specified for a supply voltage range from 2.7V to 5.5V. It requires very little power, even when operating at the full data rate. At lower data rates, the high speed of the device enables it to spend most of its time in the power down mode. For example, the average power dissipation is less than 162µW at a 10kHz data rate.

The ZMB1430B offers excellent linearity and very low noise and distortion. It also features a synchronous serial (SPI/SSI compatible) interface and a pseudo-differential input. The reference voltage can be set to any level within the range of 0.1V to VDD.

Low power and small size make the ZMB1430B ideal for portable and battery-operated systems. It is also a perfect fit for remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ZMB1430B is available in an MSOP8 package.

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

4 Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.

5 Package/Ordering Information (1)

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

6 Pin Configuration and Functions (Top View)

Pin Description

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Analog input terminal is diode-clamped to the power-supply rails. Input signal that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less.

(3) The package thermal impedance is calculated in accordance with JESD-51.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

7.4 Electrical Characteristics: VDD = +5V

At –40°C to +125°C, V_{REF} = +5V, –IN = GND, F_S = 400kHz, and f_{DCLOCK}= 25 × F_S, typical values are at T_A = 25°C, unless otherwise noted. $(1)(2)$

(1) Data sheet minimum and maximum specification limitsare ensured by design, test, or statistical analysis.

(2) Applies for 5.0V nominal supply: VDD (min) = 4.5V and VDD (max) = 5.5V.

(3) All ac parameters are tested at -0.2 dBFs.

Electrical Characteristics: VDD = +5V (continued)

At -40° C to +125°C, VREF = +5V, $-$ IN = GND, F_S = 400kHz, and f_{DCLOCK} = 25 × F_S, typical values are at T_A = 25°C, unless otherwise noted. **REFERENCE INPUT CHARACTERISTICS** V_{REF} Reference voltage V_{REF} 0.1 V_{DD} V C_{REF} Reference input capacitance $\begin{vmatrix} 1 & 1 & 48 \\ 1 & 48 & 1 \end{vmatrix}$ pF I_{REF} Reference input current $F_S = 400KSPS$ $\qquad \qquad \qquad$ 200 $\qquad \qquad$ \qquad \qquad Fs =300KSPS $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|} \hline \end{array}$ $\begin{array}{|c|c|c|c|c|} \hline$ F^S =250KSPS 120 µA $F_S = 100KSPS$ $\qquad \qquad \qquad$ $\qquad \qquad$ \qquad $\qquad \qquad$ F^S =50KSPS 25 µA FS=10KSPS 7 µA $\overline{\text{CS}}/\text{SHDN} = \mathsf{V}_{\text{DD}}$ () 0.1 μA **SAMPLING DYNAMIC CHARACTERISTICS** t_{CONV} Conversion time 25kHz ≤ f_{DCLOCK} ≤ 10MHz 18 18 T_{DCLOCK} tAQ Acquisition time 4.5 5 TDCLOCK Fs Throughput rate 25 DCLOCKs | 25 NOCLOCKS | 25 NOVEMBER | 25 NOCLOCKS | 25 NOVEMBER | 25 NOCLOCKS | 25 NOVEMBER | 25 NOVEMBER | 25 NOCLOCKS | 25 NOVEMBER | 25 NOVEMBER | 25 NOVEMBER | 26 NOVEMBER | 25 NOVEMBER | 25 NOVEM fDCLOCK Clock frequency 0.025 10 MHz **POWER SUPPLY CHARACTERISTICS** Ivon **Operating supply current** $f_{\text{DCLOCK}} = 10$ MHz, F_S=400KSPS \vert 2.6 \vert mA $f_{\text{DCLOCK}} = 10$ MHz, $F_s = 200$ KSPS \vert 1.3 \vert mA $f_{\text{DCLOCK}} = 10 \text{MHz}$, $F_{\text{S}} = 100 \text{KSPS}$ \vert 0.65 mA fDCLOCK=10MHz, FS=10KSPS 64 µA fDCLOCK=10MHz, FS=1KSPS 6.4 µA Power-down supply current $\overline{\text{CS}}$ /SHDN=V_{DD}, SCLK Off $\qquad \qquad \begin{array}{c|c} \text{O.1} & \text{O.1} & \text{A} \end{array}$ $\overline{\text{CS}}$ /SHDN=V_{DD}, SCLK On \vert 55 \vert 54 μ A P_{VDD} Operating Power dissipation $f_{\text{DCLOCK}} = 10 \text{MHz}$, $F_s = 400 \text{KSPS}$ | 13 | mW $f_{\text{DCLOCK}} = 10 \text{MHz}$, $F_{\text{S}} = 200 \text{KSPS}$ \vert 6.5 \vert mW $f_{\text{DCLOCK}} = 10$ MHz, $F_s = 100$ KSPS | 3.25 | mW fDCLOCK=10MHz, FS=10KSPS 320 µW $f_{\text{DCLOCK}} = 10 \text{MHz}$, $F_{\text{S}} = 1 \text{KSPS}$ | 32 | μW Power dissipation in power-
down down $\overline{\text{CS}/\text{SHDN}} = \text{V}_{\text{DD}}$, SCLK Off 0.5 $\overline{\text{CS}/\text{SHDN}} = \text{V}_{\text{DD}}$ ($\overline{\text{CS}/\text{SHDN}} = \text{V}_{\text{DD}}$, $\overline{\text{SCLK}}$ On 0.5 $\overline{\text{UV}}$ aw $\overline{\text{CS}}$ /SHDN=V_{DD}, SCLK On \vert 275 \vert \vert μ W **DIGITAL INPUT CHARACTERISTICS** Logic family CMOS V_{IH} | Input high voltage V_{H} | V_{D} | V_{D} +0.3 | V V_{IL} | Input low voltage V_{IL} | \sim 0.3 \sim 0.3 \sim 0.3V_{DD} V C_{IN} Input capacitance $\begin{vmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{vmatrix}$ in the set of $\begin{vmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{vmatrix}$ in the set of $\begin{vmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{vmatrix}$ is a pF

Electrical Characteristics: VDD = +5V (continued)

At -40° C to +125°C, VREF = +5V, $-$ IN = GND, F_S = 400kHz, and f_{DCLOCK} = 25 × F_S, typical values are at T_A = 25°C, unless otherwise noted.

IIN Input current -100 100 nA

DIGITAL OUTPUT CHARACTERISTICS

7.5 Electrical Characteristics: VDD = +2.7V

At -40° C to +125[°]C, V_{REF} = +2.5V, $-$ IN = GND, F_S = 300kHz, and f_{DCLOCK} = 25 × F_S, typical values are at T_A = 25[°]C, unless otherwise $noted.$ ^{$(4)(5)$}

(4) Data sheet minimum and maximum specification limitsare ensured by design, test, or statistical analysis.

(5) Applies for 2.7V nominal supply: VDD (min) = 2.7V and VDD (max) = 3.6V.

(6) All ac parameters are tested at -0.2 dBFs.

Electrical Characteristics: VDD = +2.7V (continued)

At –40°C to +125°C, V_{REF} = +2.5V, –IN = GND, F_S = 300kHz, and f_{DCLOCK} = 25 × F_S, typical values are at T_A = 25°C, unless otherwise noted. **ANALOG INPUT CHARACTERISTICS**

Z-Micro

Electrical Characteristics: VDD = +2.7V (continued)

At –40°C to +125°C, VREF = +2.5V, –IN = GND, Fs = 300kHz, and f_{DCLOCK} = 25 × Fs, typical values are at T_A = 25°C, unless otherwise noted.

Z-Micro

7.6 Timing Requirements

-40°C ≤ T $_{\rm A}$ ≤ 125°C, V $_{\rm DD}$ = 2.7 V to 5.5 V (unless otherwise noted) $^{\rm (1)}$

(1) Measured with 50pF load.

NOTE: (2) After completing the data transfer, if further clocks are applied with CSlow, the A/D converter will output data(n) repeatedly.

Figure 1. ZMB1430B Serial Interface Timing Diagram

7.7 Typical Characteristics: VDD = +5V

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

Typical Characteristics: VDD = +5V (continued)

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

Typical Characteristics: VDD = +5V (continued)

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

Typical Characteristics: VDD = +5V (continued)

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

(8192 Conversions)

7.8 Typical Characteristics: VDD = +2.7V

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $T_A = 25^{\circ}$ C, V_{DD} = +2.7 V, V_{REF} = +2.5 V, F_S = 300 KSPS, $f_{DCLOCLK} = 7.5$ MHz, $f_{IN} = 2.07$ kHz, $P_{IN} = -0.2$ dBFs (unless otherwise noted).

Typical Characteristics: VDD = +2.7V (continued)

Z-Micro

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $T_A = 25^{\circ}$ C, V_{DD} = +2.7 V, V_{REF} = +2.5 V, F_S = 300 KSPS, $f_{DCLOCLK} = 7.5$ MHz, $f_{IN} = 2.07$ kHz, $P_{IN} = -0.2$ dBFs (unless otherwise noted).

Typical Characteristics: VDD = +2.7V (continued)

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

Typical Characteristics: VDD = +2.7V (continued)

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

8 Detailed Description

8.1 Overview

The ZMB1430B device is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution, which inherently includes a sample and hold function. The architecture and process allow the ZMB1430B to acquire and convert an analog signal at up to 400,000 conversions per second while consuming less than 13mW from V_{DD} .

Differential linearity for the ZMB1430B is factory-adjusted via a package-level trim procedure. The state of the trim elements is stored in non-volatile memory and is continuously updated after each acquisition cycle, just prior to the start of the successive approximation operation. This process ensures that one complete conversion cycle always returns the part to its factory-adjusted state in the event of a power interruption.

The ZMB1430B requires an external reference, an external clock, and a single power source (V_{DD}). The external reference can be any voltage between 0.1 V and V_{DD} . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ZMB1430B.

The external clock can vary between 25 kHz (1-kHz throughput) and 10 MHz(400-kHz throughput). The duty cycle of the clock is essentially unimportant, as long as the minimum high and low times are at least 40 ns (V_{DD} = 2.7 V or greater). The minimum clock frequency is set by the leakage on the internal capacitors to the ZMB1430B.

The analog input is provided to two input pins: $+$ IN and $-$ IN. When a conversion is initiated, the pseudo-differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the D_{OUT} pin. The digital data that is provided on the D_{OUT} pin is for the previous conversion. It is possible to continue to clock the ZMB1430B after the conversion is complete and to obtain the serial data from the conversion currently in progress . See the Timing Information section for more information.

8.2 Analog Input

The analog input of ZMB1430B is pseudo-differential. The +IN and -IN input pins allow for a pseudo-differential input signal. The amplitude of the input is the difference between the +IN and -IN input, or (+IN) - (-IN). Unlike some converters of this type, the -IN input is not resampled later in the conversion cycle. When the converter goes into Hold mode or conversion, the voltage difference between +IN and -IN is captured on the internal capacitor array.

The range of the -IN input is limited to -0.3V to +0.5V. As a result of this limitation, the pseudo-differential input could be used to reject signals that are common to both inputs in the specified range. Thus, the -IN input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

Figure 48. Equivalent Analog Input Circuit of ZMB1430B

The general method for driving the analog input of the ZMB1430B is shown in **Figure 48** and **Figure 49**. The -IN input is held at the common-mode voltage. The +IN input swings from -IN (or common-mode voltage) to -IN +VREF (or commonmode voltage +V_{REF}), and the peak-to-peak amplitude is +V_{REF}. The value of V_{REF} determines the range over which the common-mode voltage may vary, as shown in **Figure 50**.

Figure 49. Methods of Driving the ZMB1430B

Figure 50. - IN Analog Input: Common-Mode Voltage Range vs VREF

NOTE: The maximum differential voltage between +IN and -IN of the ZMB1430B is V_{REF}. See Figure 50 for a further explanation of the common-mode voltage range for pseudo-differential inputs.

Figure 51. Pseudo-differential Input Mode of the ZMB1430B

The input current required by the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power-down mode. Essentially, the current into the ZMB1430B charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (48pF) to a 16-bit settling level within 4.5 clock cycles (0.45μs). When the converter goes into Hold mode, or while it is in Power-Down mode, the input impedance is greater than 10MΩ.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -IN input should not drop below GND-0.3V or exceed GND+0.5V. The +IN input should always remain within the range of GND-0.3V to VDD+0.3V, or -IN to -IN+VREF, whichever limit is reached first. Outside of these ranges, the converter linearity may not meet specifications. To minimize noise, low bandwidth inputsignals with low-pass filters should be used. In each case, care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. Often, a small capacitor between the positive and negative inputs helps to match their impedance. To obtain maximum performance from the ZMB1430B, the input circuit from **Figure 52** isrecommended.

Figure 52. Single-ended and Pseudo-differential Methods of Interfacing the ZMB1430B

8.3 Reference Input

The external reference sets the analog input range. The ZMB1430B operates with a reference in the range of 0.1V to VDD. There are several important implications to this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the least significant bit (LSB) size and is equal to the reference voltage divided by 65,536. This means that any offset or gain error inherent in the A/D converter will appear to increase (in terms of LSB size) as the reference voltage is reduced. For a reference voltage of 2.5V, the value of the LSB is 38.15μV, and for a reference voltage of 5V, the LSB is 76.3μV.

The noise inherent in the converter will also appear to increase with a lower LSB size. With a 5V reference, the internal noise of the converter typically contributes only 4LSB peak-to-peak of potential error to the output code. When the external reference is 2.5V, the potential error contribution from the internal noise will be two times larger (7LSB). The errors arising from the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Due to the lower LSB size, the converter is also more sensitive to external sources of error, such as nearby digital signals and electromagnetic interference.

The equivalent input circuit for the reference voltage is presented in **Figure 53**. During the conversion process, an equivalent capacitor of 48pF is switched on. To obtain optimum performance from the ZMB1430B, special care must be taken in designing the interface circuit to the reference input pin. To ensure a stable reference voltage, a 47μF tantalum capacitor with low ESR should be connected as close as possible to the input pin. If a high output impedance reference source is used, an additional operational amplifier with a current-limiting resistor must be placed in front of the capacitors.

When the ZMB1430B is in Power-Down mode, the input resistance of the reference pin will have a value of 10MΩ. Since the input capacitors must be recharged before the next conversion starts, an operational amplifier with good dynamic characteristics must be used to buffer the reference input.

Figure 53. Input Reference Circuit and Interface

8.4 Noise

The transition noise of the ZMB1430B itself is extremely low, as shown in **Figure 24** (+5V)and **Figure 47** (+2.7V); it is much lower than competing A/D converters. These histograms were generated by applying a low-noise DC input and initiating 8192 conversions. The digital output of the A/D converter will vary in output code because of the internal noise of the ZMB1430B. Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal code for the input value. The ±1σ, ±2σ, and ±3σ distributions will represent 68.3%, 95.5%, and 99.7%, respectively, of all codes. The transition noise can be calculated bydividing the number of codes measured by 6, which yields the ±3σ distribution, or 99.7%, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1000 conversions. The ZMB1430B, with < 4 output codes for the ±3σ distribution, yields < ±0.6LSB of transition noise. Remember, to achieve this low-noise performance, the peak-to-peak noise of the input signal and reference must be < 50μV.

8.5 Signal Levels

The ZMB1430B has a wide range of power-supply voltage. The A/D converter, as well as the digital interface circuit, is designed to accept and operate from 2.7V up to 5.5V. This voltage range will accommodate different logic levels. When the ZMB1430B power-supply voltage is in the range of 4.5V to 5.5V (5V logic level), the ZMB1430B can be connected directly to another 5V, CMOS integrated circuit. When the ZMB1430B power-supply voltage is in the range of 2.7V to 3.6V (3V logic level), the ZMB1430B can be connected directly to another 3.3V LVCMOS integrated circuit.

9 Digital Interface

9.1 Serial Interface

The ZMB1430B communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface, as illustrated in the Timing Information section. The DCLOCK signal synchronizes the data transfer, with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for DOUT is acceptable, the system can use the falling edge of DCLOCK to capture each bit.

A falling CS signal initiates the conversion and data transfer. The first 4.5 to 5.0 clock periods of the conversion cycle are used to sample the input signal. After the fifth falling DCLOCK edge, DOUT is enabled and will output a low value for one clock period. For the next 16 DCLOCK periods, DOUT will output the previous conversion result, most significant bit first. After the least significant bit (B0) has been output, subsequent clocks will output the current conversion result with a low value as starting point. After the least significant bit (B0) has been exported. Subsequent clocks will repeat the current conversion result with a low value as starting point.

A new conversion is initiated only when CS has been taken high and returned low.

9.2 Data Format

The output data from the ZMB1430B is in Straight Binary format, as shown in Figure 54. This figure represents the ideal output code for a given input voltage and does not include the effects of offset, gain error, or noise.

Figure 54. ZMB1430B Ideal Transfer Characteristic

10 Power Dissipation

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the ZMB1430B to convert at up to a 400kHz rate while requiring very little power. However, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the ZMB1430B scales directly with conversion rate. Therefore, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the ZMB1430B goes into Power-Down mode under two conditions: when the conversion is complete and whenever CS is high (see the Timing Information section). Ideally, each conversion should occur as quickly as possible, preferably at a 10MHz clock rate. This way, the converter spends the longest possible time in Power-Down mode. This is very important because the converter not only uses power on each DCLOCK transition (as is typical for digital CMOS components), but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously until Power-Down mode is entered.

Figure 22 and **Figure 23** (+5V), and **Figure 45** and **Figure 46** (+2.7V) illustrate the current consumption of the ZMB1430B versus sample rate. For these graphs, the converter is clocked at maximum speed regardless of the sample rate. CS is held high during the remaining sample period.

There is an important distinction between the power-down mode that is entered after a conversion is complete and the full power-down mode that is enabled when CS is high. CS low will only shut down the analog section. The digital section is completely shut down only when CS is high. Thus, if CS is left low at the end of a conversion, and the converter is continually clocked, the power consumption will not be as low as when CS is high.

11 Application and Implementation

Figure 55 and **Figure 56** show two examples of a basic data acquisition system. The 5Ω resistor and 0.1μF to 10μF capacitor filters the microcontroller noise on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of noise.

The 100Ω resistors serial on CS and DCLOCK are used to filter out the digital overshoot, respectively. The exact values

Figure 55. Basic Data Acquisition System: Example 1

Figure 56. Basic Data Acquisition System: Example 2

12 Package Outline Dimensions

MSOP8 (3)

Z-Micro

RECOM MENDED LAND PATTERN (Unit: mm)

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are notincluded.

2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.

3. This drawing is subject to change without notice.

13 Tape and Reel Information

REEL DIMENSIONS TAPE DIMENSION

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Z-Micro will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Z-Micro products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Z-Micro and the Z-Micro logo are registered trademarks of Z-Micro. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.