

Supply Voltage Supervisor with Watchdog and Manual Reset

1 Features

- Operating Voltage Range:1.2V to 5.5V
- Low Power Consumption:50µA (Max)
- Precision Supply-Voltage Monitor: 2.63V, 2.93V, 3.08V, 4.00V, 4.65V
- Guaranteed RESET Valid at Vcc=1.2V
- 200ms Reset Pulse Width
- Independent Watchdog Timer (1.6sec TYP)
 Timeout
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Operating Temperature Range: -40°C to +125°C
- Available in Green Package: SOIC-8(SOP8)

2 Applications

- Computers
- SOC, DSP or Micro Controllers
- Embedded Systems
- Industrial Equipment
- Intelligent Instruments
- Critical µP Power Monitoring
- Wireless Communications Systems

3 Descriptions

The ZMB706 microprocessor (μP) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery function in μP systems. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The ZMB706 provide four functions:

- 1) A reset output during power-up, power-down, and brownout conditions. The reset output remains operational with $V_{\rm CC}$ as low as 1.2V.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds (TYP).
- 3) A 1.2V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply.
- 4) An active-low manual-reset input.


The ZMB706 is available in Green SOIC-8(SOP8) package. It operates over an ambient temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ZMB706	SOIC-8(SOP8)	4.90mm x 3.90mm

 For all available packages, see the orderable addendum at the end of the data sheet.

4 Typical Application



REV A.1 1/17

Table of Contents

1 Features	1
1 Features	1
3 Descriptions	1
4 Typical Application	
5 Revision History	3
6 Package/Ordering Information	4
7 Pin Configuration	5
8 Specifications	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 Electrical Characteristics	7
8.4 Typical Operating Characteristics	8
9 Function Block Diagram	11
10 Detailed Description	
10.1 Reset Output	. 12
10.2 Watchdog Timer	12
10.3 Manual Reset	. 12
10.4 Power-Fail Comparator	12
11 Applications Information	. 13
11.1 Ensuring a Valid RESET Output Down to V _{CC} =0V	
11.2 Monitoring Voltages Other Than the Unregulated DC Input	
11.3 Interfacing to μPs with Bidirectional Reset Pins	. 13
12 Package Outline Dimensions	. 15
13 Tape and Reel Information	. 16



5 Revision HistoryNote: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.1	2020/12/13	Initial version completed


6 Package/Ordering Information (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING (2/3)	MSL ⁽³⁾	PACKAGE OPTION			
	ZMB706-2.63YK	-40°C ~+125°C	SOIC-8(SOP8)	ZMB706B	MSL3	Tape and Reel,4000			
	ZMB706-2.93YK	-40°C ~+125°C	SOIC-8(SOP8)	ZMB706C	MSL3	Tape and Reel,4000			
ZMB706	ZMB706-3.08YK	-40°C ~+125°C	SOIC-8(SOP8)	ZMB706D	MSL3	Tape and Reel,4000			
	ZMB706-4.00YK	-40°C ~+125°C	SOIC-8(SOP8)	ZMB706E	MSL3	Tape and Reel,4000			
	ZMB706-4.65YK	-40°C ~+125°C	SOIC-8(SOP8)	ZMB706G	MSL3	Tape and Reel,4000			

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information(data code and vendor code), the logo or the environmental category on the device.
- (3) B, C, D, E, G represents different Reset Thresholds.
- (4) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

7 Pin Configuration



Pin Description

PIN	NAME	FUNCTION				
SOIC-8(SOP8)	NAIVIE	FUNCTION				
1	MR	Manual-Reset Input triggers a reset pulse when pulled below 0.1^*V_{CC} . This active-low input has an internal pull-up resistance. It can shorted to ground with a switch.				
2	Vcc	Power Supply Voltage that is monitored.				
3	GND	Ground, reference for all signals.				
4	PFI	Power-Fail Volta Monitor Input. When PFI is less than 1.2V, \overline{PFO} goes low. Connect PFI to GND or V _{CC} if not used.				
5	PFO	Power-Fail Output goes low and sinks current when PFI is less than 1.2V; Otherwise PFO stays high.				
6	WDI	Watchdog Input. If WDI remains high or low 1.6sec, the internal watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.				
7	RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold. It remains low for 200ms after V_{CC} rises above the reset threshold or \overline{MR} goes from low to high. A watchdog timeout will not trigger \overline{RESET} unless \overline{WDO} is connected to \overline{MR} .				
8	WDO	Watchdog Output pulls low when the internal watchdog timer finishes, its 1.6sec count and does not go high again until the watchdog is cleared. \overline{WDO} also goes low during low-line conditions. Whenever V_{CC} is below the reset threshold, \overline{WDO} stays low; \overline{WDO} does not have a minimum pulse width. As soon as V_{CC} rises above the reset threshold, \overline{WDO} goes high with no delay.				



8 Specifications

8.1 Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage range			6.0	V
Vı	Input voltage range (2)		-0.5	6.0	V
Vo	Voltage range applied to any output in the high-impedance	e or power-off state ⁽²⁾	-0.5	6.0	V
Vo	Voltage range applied to any output in the high or low stat	te ⁽²⁾⁽³⁾	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0		-20	mA
Іок	Output clamp current	Vo<0		-20	mA
lo	Io Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±20	mA
θ_{JA}	Package thermal impedance (4)	SOIC-8(SOP8)		110	°C/W
TJ	Junction temperature (5)		-65	150	°C
T _{stg}	Storage temperature		-65	150	°C
T _A	Operating temperature		-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the Recommended Operating Conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), MIL-STD-883K METHOD 3015	9 ±4000	V
V _(ESD)	Electrostatic discharge	Machine model (MM), JESD22-A115C (2010)	±200	V



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



8.3 Electrical Characteristics

 $(V_{CC} = 2.74V \text{ to } 5.5V \text{ for ZMB706-} 2.63; V_{CC} = 3.05V \text{ to } 5.5V \text{ for ZMB706-} 2.93; V_{CC} = 3.21V \text{ to } 5.5V \text{ for ZMB706-} 3.08; V_{CC} = 4.17V \text{ to } 5.5V \text{ for ZMB706-} 4.00; V_{CC} = 4.84V \text{ to } 5.5V \text{ for ZMB706-} 4.65; T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted, typical at } 25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Operating Voltage Range	V _{CC}		1.2		5.5	V	
Supply Current	I _{SUPPLY}			20	50	μA	
		ZMB706-2.63	2.50	2.63	2.74		
		ZMB706-2.93	2.80	2.93	3.05		
Reset Threshold	V_{RT}	ZMB706-3.08	2.94	3.08	3.21	V	
		ZMB706-4.00	3.82	4.00	4.17		
		ZMB706-4.65	4.44	4.65	4.84		
		ZMB706-2.63		12			
		ZMB706-2.93		14			
Reset Threshold Hysteresis		ZMB706-3.08		15		mV	
Trysteresis		ZMB706-4.00		20			
		ZMB706-4.65		23			
Reset Pulse Width	t _{RS}		100	200	460	ms	
Reset Threshold Temperature Coefficient (1)				30		ppm/°C	
V _{CC} to RESET delay	t _{RD}	V _{CC} =3.3V, ZMB706-2.93		33		μs	
Watchdog Timeout Period	t _{WD}		1.0	1.6	3.7	S	
WDI Pulse Width	t _{WP}	V _{IL} =0.4V, V _{IH} =V _{CC}	50			ns	
RESET Output voltage	High	I _{SOURCE} = 500uA	0.7xV _{CC}			V	
	Low	I _{SINK} = 1.2mA			0.4		
	High	V _{CC} =5.0V	4.0				
WDI Input Threshold	Low	V _{CC} =5.0V			0.8	V	
WDI IIIput Tillesiloid	High	$V_{RST(MAX)} < V_{CC} < 3.6V$	0.85xVcc				
	Low	$V_{RST(MAX)} < V_{CC} < 3.6V$			0.1xV _{CC}		
WDI Input Current		WDI = V _{CC}		0.1	20		
WDI Iliput Current		WDI = 0V	-20	-0.1		μA	
WDO Output Voltage	High	Isource = 800uA	0.7xV _{CC}			V	
WDO Odipul Vollage	Low	I _{SINK} = 1.2mA			0.4	V	
MR Pull-Up Resistor			20	52	130	kΩ	
MR Pulse Width	t_{MR}		150			ns	
	High	V _{CC} =5.0V	4.0				
MD Input Throshold	Low	V _{CC} =5.0V			0.5		
MR Input Threshold	High	V _{RST(MAX)} < V _{CC} < 3.6V	0.8xV _{CC}			V	
	Low	V _{RST(MAX)} < V _{CC} < 3.6V			0.1xV _{CC}		
MR to Reset Out Delay	t _{MD}			23	200	ns	
PFI Input Threshold		V _{CC} = 5.0V	1.1	1.20	1.3	V	
PFI Input Current			-10	0.01	10	nA	
PFO Output Voltage	High	Isource = 800uA	0.7xVcc			\/	
rro Output voltage	Low	I _{SINK} = 1.2mA			0.4	V	

Low | I_{SINK} = 1.2mA | (1) This parameter is ensured by design and/or characterization and is not tested in production.

8.4 Typical Operating Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. Reset Pulse Width vs Temperature




Figure 3. Input Voltage vs Input Current




Figure 5. Transient Duration vs Reset
Threshold Overdrive




Figure 2. Supply Voltage vs Supply Current




Figure 4. Input Voltage vs Input Current




Figure 6. Reset Delay vs Temperature

Typical Operating Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 7. RESET Output Voltage vs Sink Current




Figure 9. Normalized Reset Threshold vs Temperature




Figure 11. Power-Fail Comparator De-assertion Response Time




Figure 8. RESET Output Voltage vs Source Current




Figure 10. RESET Output Voltage vs Supply Voltage




Figure 12. Power-Fail Comparator Assertion Response Time

Typical Operating CharacteristicsNOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 13. Watchdog Timing

RESET




Figure 15. RESET Timing




Figure 14. RESET and WDO Timing





Figure 16. RESET Response Time

9 Function Block Diagram



2.63V for ZMB706-B * 2.93V for ZMB706-C 3.08V for ZMB706-D 4.00V for ZMB706-E 4.65V for ZMB706-G

10 Detailed Description

10.1 Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. Whenever the μ P is in an unknown state, it should be held in reset. The ZMB706 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once V_{CC} reaches 1.2V, \overline{RESET} is a guaranteed logic low of 0.4V or less. As V_{CC} rises, \overline{RESET} stays low. When V_{CC} rises above the reset threshold, an internal timer release \overline{RESET} after about 200ms. \overline{RESET} pulses low whenever V_{CC} dips below the reset threshold. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 100ms. On power-down, once V_{CC} falls below the reset threshold, \overline{RESET} stays low and is guaranteed to be 0.4V or less until V_{CC} drops below 1.2V.

10.2 Watchdog Timer

The ZMB706 watchdog circuit monitors the μP 's activity. If the μP does not toggle the watchdog input (WDI) within 1.6 sec (Minimum is 1.0 sec) and WDI is not three stated, \overline{WDO} goes low. As long as \overline{RESET} is asserted or the WDI input is three stated, the watchdog timer stays cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer starts counting. Pulses as short as 50ns can be detected. Typically, \overline{WDO} is not connected to the non-maskable interrupt input (NMI) of a μP . When V_{CC} drops below the reset threshold, \overline{WDO} goes low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but \overline{RESET} goes low simultaneously, and thus overrides the NMI interrupt. If WDI is left unconnected, \overline{WDO} can be used as a low-line output. Since floating WDI disable the internal timer, \overline{WDO} goes low only when V_{CC} falls below the reset threshold, thus functioning as a low-line output.

10.3 Manual Reset

The manual-reset input (\overline{MR}) allows reset to be triggered by a push-button switch. It can be driven by an external logic line. \overline{MR} can be used to force a watchdog timeout to generate a reset pulse in the ZMB706. Simply connect \overline{WDO} to \overline{MR} .

10.4 Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and non-inverting input are not internally connected. The inverting input is internally connected to a 1.2V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider. Choose the voltage divider ratio so that the voltage at PFI falls below 1.2V just before the 5V regulator drops out. Use \overline{PFO} to interrupt the μP so it can prepare for an orderly power-down.

11 Applications Information

11.1 Ensuring a Valid RESET Output Down to Vcc=0V

When V_{CC} falls down below 1.2V, the ZMB706 \overline{RESET} output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left un-driven. If a pull-down resistor is added to the \overline{RESET} pin, as shown in Figure 17, any stray charge or leakage currents will be drained to ground, holding \overline{RESET} low. Resistor value (R1) is not critical. It should be about $100 \text{K}\Omega$, large enough not to load \overline{RESET} and small enough to pull \overline{RESET} to ground.




Figure 17. RESET Valid to Ground Circuit

11.2 Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage-divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and \overline{PFO} . A capacitor between PFI and GND reduces the power - fail circuit's sensitivity to high-frequency noise on the line being monitored. \overline{RESET} can be asserted on other voltages in addition to the 5V V_{CC} line. Connect \overline{PFO} to \overline{MR} to initiate a \overline{RESET} pulse when PFI drops below 1.2V. Figure 18 shows the ZMB706 configured to assert \overline{RESET} when the 5V supply falls below the reset threshold, or when the 12V supply falls below approximately 11V.




Figure 18. Monitoring Both 5V and 12V

11.3 Interfacing to µPs with Bidirectional Reset Pins

 μ Ps with bidirectional reset pins, can contend with the ZMB706 \overline{RESET} output. If, for example, the \overline{RESET} output is driven high and the μ P wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7KΩ resistor between the \overline{RESET} output and the μ P reset I/O, as in Figure 19. Buffer the \overline{RESET} output to other system components.







Figure 19. Buffered $\overline{\text{RESET}}$ to other system components


12 Package Outline Dimensions SOIC-8(SOP8) (3)





RECOMMENDED LAND PATTERN (Unit: mm)





Cumbal	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
A (1)	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D (1)	4.800	5.000	0.189	0.197
е	1.270(E	BSC) ⁽²⁾	0.050(E	BSC) (2)
E	5.800	6.200	0.228	0.244
E1 ⁽¹⁾	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


NOTE:

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
 BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.

13 Tape and Reel Information

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-8(SOP8)	13"	12.4	6.4	5.4	2.1	4.0	8.0	2.0	12.0	Q1

NOTE:

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Z-Micro will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Z-Micro products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Z-Micro and the Z-Micro logo are registered trademarks of Z-Micro. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.